


DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR

- HIGH SPEED:
 - $f_{MAX} = 300MHz$ (TYP.) at $V_{CC} = 5V$
- LOW POWER DISSIPATION: $I_{CC} = 2\mu A(MAX.)$ at $T_A=25^{\circ}C$
- HIGH NOISE IMMUNITY: V_{NIH} = V_{NIL} = 28 % V_{CC} (MIN.)
- 50Ω TRANSMISSION LINE DRIVING CAPABILITY
- SYMMETRICAL OUTPUT IMPEDANCE: |I_{OH}| = I_{OL} = 24mA (MIN)
- BALANCED PROPAGATION DELAYS: $t_{PLH} \cong t_{PHL}$
- OPERATING VOLTAGE RANGE:
 V_{CC} (OPR) = 2V to 6V
- PIN AND FUNCTION COMPATIBLE WITH 74 SERIES 74
- IMPROVED LATCH-UP IMMUNITY

DESCRIPTION

The 74AC74 is an advanced high-speed CMOS DUAL D-TYPE FLIP FLOP WITH PRESET AND CLEAR fabricated with sub-micron silicon gate and double-layer metal wiring C 2 MOS tecnology. A signal on the D INPUT is transferred to the Q and $\overline{\rm Q}$ OUTPUTS during the positive going



ORDER CODES


PACKAGE	TUBE	T & R
DIP	74AC74B	
SOP	74AC74M	74AC74MTR
TSSOP		74AC74TTR

transition of the clock pulse.

CLEAR and PRESET are independent of the clock and accomplished by a low setting on the appropriate input.


All inputs and outputs are equipped with protection circuits against static discharge, giving them 2KV ESD immunity and transient excess voltage.

PIN CONNECTION AND IEC LOGIC SYMBOLS



April 2001 1/12

INPUT AND OUTPUT EQUIVALENT CIRCUIT



PIN DESCRIPTION


PIN No	SYMBOL	NAME AND FUNCTION
1, 13	1CLR, 2CLR	Asynchronous Reset - Direct Input
2, 12	1D, 2D	Data Inputs
3, 11	1CK, 2CK	Clock Input (LOW to HIGH, Edge Triggered)
4, 10	1PR, 2PR	Asynchronous Set - Direct Input
5, 9	1Q, 2Q	True Flip-Flop Outputs
6, 8	1Q, 2Q	Complement Flip-Flop Outputs
7	GND	Ground (0V)
14	V _{CC}	Positive Supply Voltage

TRUTH TABLE

	INP	UTS		ОИТ	FUNCTION		
CLR	PR	D	СК	Q	Q	FUNCTION	
L	Н	Х	Х	L	Н	CLEAR	
Н	L	Х	Х	Н	L	PRESET	
L	L	Х	Х	Н	Н		
Н	Н	L		L	Н		
Н	Н	Н		Н	L		
Н	Н	Х		Q _n	Q _n	NO CHANGE	

X : Don't Care

LOGIC DIAGRAM



This logic diagram has not be used to estimate propagation delays

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	-0.5 to +7	V
V _I	DC Input Voltage	-0.5 to V _{CC} + 0.5	V
Vo	DC Output Voltage	-0.5 to V _{CC} + 0.5	V
I _{IK}	DC Input Diode Current	± 20	mA
I _{OK}	DC Output Diode Current	± 20	mA
I _O	DC Output Current	± 50	mA
I _{CC} or I _{GND}	DC V _{CC} or Ground Current	± 200	mA
T _{stg}	Storage Temperature	-65 to +150	°C
T _L	Lead Temperature (10 sec)	300	°C

Absolute Maximum Ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Value	Unit
V _{CC}	Supply Voltage	2 to 6	V
V _I	Input Voltage	0 to V _{CC}	V
Vo	Output Voltage	0 to V _{CC}	V
T _{op}	Operating Temperature	-55 to 125	°C
dt/dv	Input Rise and Fall Time V _{CC} = 3.0, 4.5 or 5.5V (note 1)	8	ns/V

¹⁾ V_{IN} from 30% to 70% of V_{CC}

DC SPECIFICATIONS

			Test Condition	Value							
Symbol	Parameter	V _{CC}		T _A = 25°C -40 to 8				85°C	85°C -55 to 125°C		
		(V)		Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
V _{IH}	High Level Input	3.0	V _O = 0.1 V or	2.1	1.5		2.1		2.1		
	Voltage	4.5	$V_{\rm CC} = 0.1 \text{ V or}$	3.15	2.25		3.15		3.15		V
		5.5	100 0111	3.85	2.75		3.85		3.85		
V_{IL}	Low Level Input	3.0	$V_{O} = 0.1 \text{ V or}$		1.5	0.9		0.9		0.9	
	Voltage	4.5	V _{CC} -0.1V		2.25	1.35		1.35		1.35	V
		5.5		2.9	2.75	1.65		1.65		1.65	
V_{OH}	High Level Output	3.0	.0 I _O =-50 μA		2.99		2.9		2.9		
Voltage	4.5	I _O =-50 μA	4.4	4.49		4.4		4.4			
		5.5	I _O =-50 μA	5.4	5.49		5.4		5.4		V
		3.0	I _O =-12 mA	2.56			2.46		2.4		V
		4.5	I _O =-24 mA	3.86			3.76		3.7		
		5.5	I _O =-24 mA	4.86			4.76		4.7		
V _{OL}	Low Level Output	3.0	I _O =50 μA		0.002	0.1		0.1		0.1	
	Voltage	4.5	I _O =50 μA		0.001	0.1		0.1		0.1	
		5.5	I _O =50 μA		0.001	0.1		0.1		0.1	V
		3.0	I _O =12 mA			0.36		0.44		0.5	V
		4.5	I _O =24 mA			0.36		0.44		0.5	
		5.5	I _O =24 mA			0.36		0.44		0.5	
I _I	Input Leakage Current	5.5	$V_I = V_{CC}$ or GND			± 0.1		± 1		± 1	μА
I _{CC}	Quiescent Supply Current	5.5	$V_I = V_{CC}$ or GND			2		20		40	μΑ
I _{OLD}	Dynamic Output	5.5	V _{OLD} = 1.65 V max					75		50	mA
I _{OHD}	Current (note 1, 2)	5.5	V _{OHD} = 3.85 V min					-75		-50	mA

¹⁾ Maximum test duration 2ms, one output loaded at time 2) Incident wave switching is guaranteed on transmission lines with impedances as low as 50Ω

AC ELECTRICAL CHARACTERISTICS (C $_L$ = 50 pF, R_L = 500 $\Omega,$ Input t_{r} = t_{f} = 3ns)

		1	est Condition				Value				
Symbol	Parameter	V _{CC}		T _A = 25°C			-40 to 85°C		-55 to 125°C		Unit
		(V)		Min.	Тур.	Max.	Min.	Max.	Min.	Max.	
t _{PLH} t _{PHL}	Propagation Delay	3.3 ^(*)			7.0	14.0		16.0		17.5	20
	Time CK to Q or Q	5.0 ^(**)			5.0	10.0		10.5		12.0	ns
t _{PLH} t _{PHL}	Propagation Delay	3.3 ^(*)			6.0	12.0		13.5		14.0	
	Time PR or CLR to Q or Q	5.0 ^(**)			4.5	9.5		10.5		10.5	ns
t _W	Pulse Width HIGH	3.3 ^(*)		5.0	1.5		7.0		7.0		
	or <u>LOW</u> , CK or PR or CLR	5.0 ^(**)		4.0	1.5		5.0		5.0		ns
t _s	Setup Time D to CK	3.3 ^(*)		4.0	-0.2		4.0		4.0		ns
	HIGH or LOW	5.0 ^(**)		3.0	-0.2		3.0		3.0		115
t _h	Hold Time D to CK	3.3 ^(*)		2.0	0.2		3.0		3.0		ns
	HIGH or LOW	5.0 ^(**)		2.0	0.2		3.0		3.0		110
t _{REM}	Removal Time	3.3 ^(*)		1.0	-1.0		1.0		1.0		ns
	PR or CLR to CK	5.0 ^(**)		1.0	-0.7		1.0		1.0		115
f _{MAX}		3.3 ^(*)		100	300		90		90		MHz
	Frequency	5.0 ^(**)		140	300		130		130		IVITIZ


CAPACITIVE CHARACTERISTICS

Symbol Parameter		Test Condition		Value							
	V _{CC}		Т	_A = 25°	С	-40 to	85°C	-55 to	125°C	Unit	
	(V)		Min.	Тур.	Max.	Min.	Max.	Min.	Max.		
C _{IN}	Input Capacitance	5.0			3						pF
C _{PD}	Power Dissipation Capacitance (note 1)	5.0	f _{IN} = 10MHz		35						pF

¹⁾ C_{PD} is defined as the value of the IC's internal equivalent capacitance which is calculated from the operating current consumption without load. (Refer to Test Circuit). Average operating current can be obtained by the following equation. $I_{CC(opr)} = C_{PD} \times V_{CC} \times f_{IN} + I_{CC}/2$ (per Flip-Flop)


^(*) Voltage range is $3.3 \text{V} \pm 0.3 \text{V}$ (**) Voltage range is $5.0 \text{V} \pm 0.5 \text{V}$

TEST CIRCUIT




 C_L = 50pF or equivalent (includes jig and probe capacitance) R_L = R_1 = 500 $\!\Omega$ or equivalent R_T = Z_{OUT} of pulse generator (typically 50 $\!\Omega$)

WAVEFORM 1: PROPAGATION DELAYS, SETUP AND HOLD TIMES, CLOCK PULSE WIDTHS (f=1MHz; 50% duty cycle)




47/ 6/12


WAVEFORM 2: PROPAGATION DELAYS, RESET AND SET PULSE WIDTHS (f=1MHz; 50% duty cycle)



WAVEFORM 3: RECOVERY TIMES (f=1MHz; 50% duty cycle)




WAVEFORM 4: PULSE WIDTH




Plastic DIP-14 MECHANICAL DATA

DIM.		mm			inch	
Divis	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.
a1	0.51			0.020		
В	1.39		1.65	0.055		0.065
b		0.5			0.020	
b1		0.25			0.010	
D			20			0.787
Е		8.5			0.335	
е		2.54			0.100	
e3		15.24			0.600	
F			7.1			0.280
I			5.1			0.201
L		3.3			0.130	
Z	1.27		2.54	0.050		0.100




SO-14 MECHANICAL DATA

DIM.		mm			inch				
DINI.	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.			
А			1.75			0.068			
a1	0.1		0.2	0.003		0.007			
a2			1.65			0.064			
b	0.35		0.46	0.013		0.018			
b1	0.19		0.25	0.007		0.010			
С		0.5			0.019				
c1			45 ((typ.)					
D	8.55		8.75	0.336		0.344			
Е	5.8		6.2	0.228		0.244			
е		1.27			0.050				
e3		7.62			0.300				
F	3.8		4.0	0.149		0.157			
G	4.6		5.3	0.181		0.208			
L	0.5		1.27	0.019		0.050			
М			0.68			0.026			
S		8 (max.)							



TSSOP14 MECHANICAL DATA

DIM.		mm		inch				
	MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
А			1.1			0.433		
A1	0.05	0.10	0.15	0.002	0.004	0.006		
A2	0.85	0.9	0.95	0.335	0.354	0.374		
b	0.19		0.30	0.0075		0.0118		
С	0.09		0.20	0.0035		0.0079		
D	4.9	5	5.1	0.193	0.197	0.201		
E	6.25	6.4	6.5	0.246	0.252	0.256		
E1	4.3	4.4	4.48	0.169	0.173	0.176		
е		0.65 BSC			0.0256 BSC			
K	0°	4°	8°	0°	4°	8°		
L	0.50	0.60	0.70	0.020	0.024	0.028		



Information furnished is believed to be accurate and reliable. However, STMicroelectronics assumes no responsibility for the consequences of use of such information nor for any infringement of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of STMicroelectronics. Specifications mentioned in this publication are subject to change without notice. This publication supersedes and replaces all information previously supplied. STMicroelectronics products are not authorized for use as critical components in life support devices or systems without express written approval of STMicroelectronics.

© The ST logo is a registered trademark of STMicroelectronics

© 2001 STMicroelectronics - Printed in Italy - All Rights Reserved STMicroelectronics GROUP OF COMPANIES

Australia - Brazil - China - Finland - France - Germany - Hong Kong - India - Italy - Japan - Malaysia - Malta - Morocco Singapore - Spain - Sweden - Switzerland - United Kingdom © http://www.st.com

